INFORMATION DISCLOSURE CITATION	ATTY. DOCKET NO.	SERIAL NO.
(Use several sheets if necessary)	550-192	09/731,060
	APPLICANT	
	NEVILL et al.	
	FILING DATE	TC/A.U.
	December 7, 2000	2122

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

FOREIGN PATENT DOCUMENTS

		DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES	TRANSLATION NO

OTHER DOCUMENTS (including Author, Title, Date, Pertinent pages, etc.)

AZ	IBM Technical Disclosure Bulletin, March 1988, pp 308-309, "System/370 Emulator Assist Processor For a Reduced Instruction Set Computer".
AZ	IBM Technical Disclosure Bulletin, July 1986, pp 548-549, "Full Function Series/1 Instruction Set Emulator".
AZ	IBM Technical Disclosure Bulletin, March 1994, pp 605-606, "Real-Time CISC Architecture HW Emulator On A RISC Processor".
AZ	IBM Technical Disclosure Bulletin, March 1998, p272, "Performance Improvement Using An EMULATION Control Block".
AZ	IBM Technical Disclosure Bulletin, January 1995, pp537-540, "Fast Instruction Decode For Code Emulation on Reduced Instruction Set Computer/Cycles Systems".
AZ	IBM Technical Disclosure Bulletin, February 1993, pp231-234, "High Performance Dual Architecture Processor".

*Examiner		Date Considered	8/17/2004

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE CITATION	ATTY. DOCKET NO.	SERIAL NO.
JUN 07 2004	550-192	09/731,060
(Use several sheets if necessary)	APPLICANT	
	NEVILL et al.	
	FILING DATE	TC/A.U.
	December 7, 2000	2122

AB		IBM Technical Disclosure Bulletin, August 1989, pp40-43, "System/370 I/O Channel Program Channel Command Word Prefetch".
AC		IBM Technical Disclosure Bulletin, June 1985, pp305-306, "Fully Microcode-Controlled Emulation Architecture".
AD		IBM Technical Disclosure Bulletin, March 1972, pp3074-3076, "Op Code and Status Handling For Emulation".
		IBM Technical Disclosure Bulletin, August 1982, pp954-956, "On-Chip Microcoding of a Microprocessor With Most Frequently Used Instructions of Large System and Primitives Suitable for Coding Remaining Instructions".
		IBM Technical Disclosure Bulletin, April 1983, pp5576-5577, "Emulation Instruction".
		Excerpts from the book ARM System Architecture by S. Furber.
		Excerpts from the book Computer Architecture: A Quantitative Approach by Hennessy et al.
		Excerpts from the book The Java Virtual Machine Specification by Tim Lindholm et al., 1st and 2nd editions.

*Examiner		Date Considered	8/20/2004

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Atty. Docket N .	Serial No.
550-192	09/731,060
Applicant	
NEVILL	
Filing Dat	**Gr up**
D cember 7, 2000	2122

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
		3,889,243	6/1975				
		4,236,204	11/1980				
		4,587,632	5/1986				
		4,969,091	11/1990				
		4,922,414	5/1990				
		5,136,696	8/1992				
		5,455,775	10/1995				
		5,619,665	4/1997				
		5,638,525	6/1997				
		5,659,703	8/1997				
		5,740,461	4/1998				
		5,742,802	4/1998				
		5,752,035	5/1998				
		5,784,584	7/1998				
		5,809,336	9/1998				
		5,838,948	11/1998				
		5,875,336	2/1999				
		5,892,966	4/1999				
		5,925,123	7/1999				
		5,926,832	7/1999				
		5,937,193	8/1999				
		5,953,741	9/1999				
		6,003,126	12/1999				
		6,009,499	12/1999				
		6,009,509	12/1999				
		6,014,723	1/2000				
		6,021,469	2/2000				
		6,026,485	2/2000				
		6,031,992	2/2000				
		6,038,643	3/2000				
		6,070,173	5/2000				
		6,088,786	7/2000				
		6,122,638	9/2000				
		6,125,439	9/2000				
		6,148,391	11/2000				
		6,298,434	10/2001				
		6,317,872	11/2001				
		6,338,134	1/2002				
		6,349,377	2/2002				
		6,374,286	4/2002				
		6,606,743	8/2003				

*Examiner		Date Considered	8/27/2004

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Sheet 2 of 3

Atty. Docket No.	Serial No.
550-192	09/731,060
Applicant	
NEVILL	
Filing Dat	**Group**
D c mb r 7, 2000	2122

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

FOREIGN PATENT DOCUMENTS

	DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES	TRANSLATION NO

OTHER DOCUMENTS (including Author, Title, Date, Pertinent pages, etc.)

	H. Stone, Chapter 12 - "A Pipeline Push-Down Stack Computer", 1969, pages 235-249
24	C. Glossner et al, "Delft-Java Link Translation Buffer", 8/1998
25	N. Vijaykrishnan et al, "Object-Oriented Architectural Support For a Java Processor" 1998, pages 330-355
26	C. Glossner et al, "The Delft-Java Engine: An Introduction", 8/1997
27	K. Ebcioglu et al, "A Java ILP Machine Based On Fast Dynamic Compilation", 1/1997, pages 1-13
28	A. Wolfe, "First Java-specific chip takes wing" *EETimes* - 1997
29	Y. Patt, *Introduction to Computer Systems From Bits and Gates to C and Beyond*, 1999, pages 1-517
30	M. Ertl, "Stack Caching for Interpreters" 1994, pages 1-13
31	M. Ertl, "Stack Caching for Interpreters" 1995, pages 1-13
32	M. Ertl, "Implementation of Stack-Based Languages on Register Machines" 4/1996, pages 1-4
33	J. O'Connor et al, "PicoJava-I: The Java Virtual Machine in Hardware" *IEEE Micro* A Case for Intelligent RAM, March/April 1997, pages 45-53
34	K. Andrews et al, "Migrating a CISC Computer Family Onto RISC Via Object Code Translation" 1992, pages 213-222
35	"PicoJava I Microprocessor Core Architecture" 10/1996, pages 1-8, Sun Microsystems
36	M. Ertl, "A New Approach to Forth Native Code Generation" 1992
37	M. Maierhofer et al, "Optimizing Stack Code" 1997, page ~~19~~ 1 - 9
38	D. Ungar et al, "Architecture of SOAR: Smalltalk on a RISC" The 11th Annual International Symposium on Computer Architecture, 6/1984, pages 188-197
39	O. Steinbusch, "Designing Hardware to Interpret Virtual Machine Instructions" 2/1998, pages 1-59
40	R. Kapoor et al, "Stack Renaming of the Java Virtual Machine" 12/1996, pages 1-17
41	A. Yonezawa et al, "Implementing Concurrent Object-Oriented Languages in Multicomputers" *Parallel and Distributed Technology (Systems and Applications)* 5/1993, pages 49-61
42	C. Hsieh et al, "Java Bytecode to Native Code Translation; The Caffeine Prototype and Preliminary Results" IEEE/ACM International Symposium on Microarchitecture, 12/1996, pages 90-97
43	Y. Patt et al, *Introduction to Computer Systems From Bits and Gates to C and Beyond*, 2001, pages 1-526
44	Sun Microsystems PicoJava Processor Core Data Sheet, 12/1997, pages 1-11
45	H. McGhan et al, PicoJava A Direct Execution Engine for Java Bytecode, 10/1998, pages 22-26
46	C. Glossner et al, "Parallel Processing" Euro-Par 1997: Passau, Germany, 8/1997
47	Y. Patt, *Introduction to Computer Systems From Bits and Gates to C and Beyond*, 1999, pages 10-12 & 79-82
48	Espresso - The High Performance Java Core Specification, 10/2001, pages 1-33, Aurora VLSI, Inc.
49	J. Gosling, "Java Intermediate Bytecodes" 1995, pages 111-118
50	P. Koopman, Jr. "Stack Computers The New Wave" 1989, pages 1-234
51	M. Mrva et al, "A Scalable Architecture for Multi-Threaded JAVA Applications" Design Automation and Test in Europe, 2/1998, pages 868-874
52	L. Chang et al, "Stack Operations Folding in Java Processors" *IEEE Proc. - Comput. Digit. Tech.*, Vol. 145, No. 5, pages 333-340 9/1998
53	L. Ton et al, Proceedings of the '97 International Conference on Parallel and Distributed Systems, "Instruction Folding in Java Processor", pages 138-143, 12/1997

*Examiner		Date Considered	8/18/2004

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Atty. Docket No.	Serial No.
550-192	09/731,060
Applicant	
NEVILL	
Filing Date	**Group**
December 7, 2000	2122

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

AA		K. Buchenrieder et al, "Scalable Processor Architecture for Java With Explicit Thread Support" *Electronics Letters* Vol. 33, No. 18, pages 1532+, 8/1997
AB		C. Chung et al, Proceedings of the '98 International Conference on Parallel and Distributed Systems, "A Dual Threaded Java Processor for Java Multithreading" pages 693-700, 12/1998
AC		I. Kazi et al, "Techniques for Obtaining High Performance in Java Programs" 9/2000, pages 213-240
AD		R. Kieburtz, "A RISC Architecture for Symbolic Computation" 1987, pages 146-155
AE		M. Berekovic et al, "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications" *Signal Processing Systems SIPS 98*, pages 479-488, 1997
AF		P. Deutsch, "Efficient Implementation of the Smalltalk-80 System" 1983, pages 297-302
AG		"Rockwell Produces Java Chip" 9/1997, CNET NEWS.COM
AH		Y. Patt et al, *Introduction to Computing Systems from Bits and Gates to C and Beyond*, 2001, pages 1-16, 91-118 & 195-209

39

*Examiner		Date Considered	8-19-2004

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application.